Saini, Pushpa, Mehra, Rajesh (2012) A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits. International Journal of Advanced Computer Science and Applications, 3. doi:10.14569/ijacsa.2012.031026
Reference Type | Journal (article/letter/editorial) | ||
---|---|---|---|
Title | A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits | ||
Journal | International Journal of Advanced Computer Science and Applications | ||
Authors | Saini, Pushpa | Author | |
Mehra, Rajesh | Author | ||
Year | 2012 | Volume | 3 |
Publisher | The Science and Information Organization | ||
DOI | doi:10.14569/ijacsa.2012.031026Search in ResearchGate | ||
Generate Citation Formats | |||
Mindat Ref. ID | 10368921 | Long-form Identifier | mindat:1:5:10368921:2 |
GUID | 0 | ||
Full Reference | Saini, Pushpa, Mehra, Rajesh (2012) A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits. International Journal of Advanced Computer Science and Applications, 3. doi:10.14569/ijacsa.2012.031026 | ||
Plain Text | Saini, Pushpa, Mehra, Rajesh (2012) A Novel Technique for Glitch and Leakage Power Reduction in CMOS VLSI Circuits. International Journal of Advanced Computer Science and Applications, 3. doi:10.14569/ijacsa.2012.031026 | ||
In | (n.d.) International Journal of Advanced Computer Science and Applications Vol. 3. The Science and Information Organization |
See Also
These are possibly similar items as determined by title/reference text matching only.
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() |