Pousia, S, Murugan, K (2021) VLSI Implementation Of High Speed Low Power Design Using Hybrid Power Gating Technique. IOP Conference Series: Materials Science and Engineering, 1084 (1) 12058pp. doi:10.1088/1757-899x/1084/1/012058
Reference Type | Journal (article/letter/editorial) | ||
---|---|---|---|
Title | VLSI Implementation Of High Speed Low Power Design Using Hybrid Power Gating Technique | ||
Journal | IOP Conference Series: Materials Science and Engineering | ||
Authors | Pousia, S | Author | |
Murugan, K | Author | ||
Year | 2021 (March 1) | Volume | 1084 |
Issue | 1 | ||
Publisher | IOP Publishing | ||
DOI | doi:10.1088/1757-899x/1084/1/012058Search in ResearchGate | ||
Generate Citation Formats | |||
Mindat Ref. ID | 13303360 | Long-form Identifier | mindat:1:5:13303360:3 |
GUID | 0 | ||
Full Reference | Pousia, S, Murugan, K (2021) VLSI Implementation Of High Speed Low Power Design Using Hybrid Power Gating Technique. IOP Conference Series: Materials Science and Engineering, 1084 (1) 12058pp. doi:10.1088/1757-899x/1084/1/012058 | ||
Plain Text | Pousia, S, Murugan, K (2021) VLSI Implementation Of High Speed Low Power Design Using Hybrid Power Gating Technique. IOP Conference Series: Materials Science and Engineering, 1084 (1) 12058pp. doi:10.1088/1757-899x/1084/1/012058 | ||
In | (2021, March) IOP Conference Series: Materials Science and Engineering Vol. 1084 (1) IOP Publishing |
See Also
These are possibly similar items as determined by title/reference text matching only.
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() | |
![]() |